

Single Photon Avalanche Diodes (SPADs) for 1.5 µm Photon Counting Applications

<u>Mark Itzler</u>, Rafael Ben-Michael, Chia-Fu Hsu, Krystyna Slomkowski Princeton Lightwave Inc., Cranbury, NJ USA

Alberto Tosi, Sergio Cova, Franco Zappa

Politecnico di Milano, Dip. Electtronica e Informazione, Milano ITALY

Radu Ispasoiu

Credence Systems Corp. – DCG, Sunnyvale, CA USA



- InGaAs/InP SPAD design strategy
 - Differences between SPADs and APDs
- SPAD performance and wafer-level variation
 - Modest structural differences introduce significant performance shifts
- Afterpulsing and carrier trapping
 - Modeling for characteristic de-trap times
 - Extraction of de-trapping thermal activation energy
- Activation energy for dark count rates
- Timing jitter behavior
- Conclusions

2



- Separate Absorption, Charge, and Multiplication (SACM) structure
 - Maintain high E-field in multiplication region to induce avalanching
 - Maintain low E-field in absorption region to suppress tunnel current
- Planar passivated, dopant diffused device structure
 - Junction profile shaping to suppress edge breakdown
 - Highly stable and reliable performance for buried p-n junction
 - Platform proven through widespread deployment in telecom receivers



Linear Mode vs Geiger Mode (APDs vs SPADs) Lightwave

- Linear Mode APDs should achieve an optimal E-field profile below breakdown (M ~ 10 - 20)
- ➢ For SPADs, optimal E-field profile needed at target overbias
- A good APD will have excessly large absorption region E-fields if operated as a SPAD
 - Other layers may also be non-optimal (e.g., multiplication region width)
- ➢ What has to "go wrong" with an APD to get a good SPAD?
 - If thickness and doping levels are higher than APD targets, increased field control charge may give E-fields appropriate for good SPAD performance
 - Certain screening parameters may serve to identify potential SPAD devices (e.g., elevated breakdown voltage), but works only for specific variations
 - Screening is not a good strategy for manufacturing SPADs!

4

Linear Mode as Indicator of SPC Performance

- I-V characteristics in linear mode below breakdown what matters for SPADs?
 - Weak V-dependence indicates unmultiplied perimeter leakage; bulk leakage will exhibit linear mode avalanche gain
 - Only bulk leakage contributes to DCR





SPW2005 Oct 25, 2005

> At low temperature, perimeter leakage dominates dark current up to breakdown

- Places upper limit on bulk dark carrier generation (1.6 x 10^{-19} A = 1 e⁻ per second)
- For 125 μm SPAD at 150 K, bulk leakage is probably 10X below perimeter leakage

- probably have bulk carrier generation < $10^4 e^-$ per second ~ 1 fA



SPW2005 Oct 25, 2005



- Epi-structure variations in thickness and doping
 - Variation in internal electric field profile at wafer edge
 - Allows for study of device performance as function of field profile (variation is generally bad for production, but can be good for R&D!)





- Compare DCR vs DE for typical (T81x126) and edge (T80x144) devices
- T80x144 has superior performance for DCR vs DE
 - simulations indicate reduced E-fields in multiplication and absorption regions
 - · leads to considerable trade-off in afterpulsing and jitter performance



Afterpulsing: DCR vs Hold-off Time T_{OFF}

- Princeton Lightwave
- Dark count rate (DCR) increase at longer hold-off time T_{OFF} indicates much stronger afterpulsing for edge device (P79x146)



SPW2005 Oct 25, 2005

9

SPW2005 Oct 25, 2005

10

Model for Dark Carrier Generation

- Dark count generation due to several mechanisms
 - Primary dark carrier generated during gate pulse induces avalanche



$$N_{pdc} = I_{d,m} \tau / q$$

- N_{pdc} = number of primary dark carriers $I_{d,m}$ = multiplied dark carriers τ = gate width q = electron charge
- Afterpulse dark carrier from exponential de-trapping of trapped carrier



 Additional mechanisms related to dark carriers generated just before gate pulse (primary or afterpulse) - ignored in this analysis

Kang, Lu, Lo, Bethune, Risk, APL <u>83</u>, p. 2955 (2003).



- \succ Use dark carrier generation model to fit for de-trapping time τ_d
- > Model predicts much sharper increase in DCR with shorter hold-off, but allows for reasonable estimate of τ_d



Normalized Dark Count Rate vs Hold-Off Time

- > Define normalized DCR: $DCR_{norm} = DCR(T_{off}) / DCR(T_{off} = 1ms)$
- > Hold-off time for fixed increase in DCR_{norm} scales with de-trapping time τ_d

Liaht

vave

•
$$T_{off}$$
 for (DCR_{norm} = 10) ~ 4 τ_d

•
$$T_{off}$$
 for (DCR_{norm} = 100) ~ 3 τ_d



De-trapping Activation Energy



- > Extract thermal activation energy E_a for T_{off} (DCR_{norm} = 10)
 - de-trapping time $\tau_{\rm d}$ has same activation energy
- E_a differs by >2X for P79x101 and P79x146
 - both devices from same wafer materials properties should be identical
- Results suggest that E_a depends on E-field amplitude
 - de-trapping by thermally assisted tunneling
- Multiplication region optimization requires E-field balance
 - larger E for shorter $\tau_{_d}$
 - smaller E for reduced tunneling
 - reduction of E for P79x146 calculated to be <10%



DCR Activation Energy without Afterpulsing

- > Determine DCR activation energy from DCR ~ $exp(-E_a/kT)$
- > Both devices show $E_a \sim 0.13$ eV for all overbias voltages
 - Small energy relative to $\epsilon_{g} \sim 0.8$ eV bandgap of InGaAs
 - Karve et al. showed that ε_g(T) for InAIAs multiplication region gives similar E_a, if InAIAs tunneling dominates DCR; but does not agree for InP
 - DCR exponential dependence on both T and V consistent with thermally assisted tunneling through shallow energy defects in bandgap

P79x101 P79x146 220 K 200 K 175 K 150 K 220 K 200 K 175 K 150 K 1E+6 1E+6 Dark Count Rate (Hz) +31 +3 8 Count Rate (Hz) +A=1 +4 $E_a = 0.13$ $E_{2} = 0.13$ $E_{a} = 0.12$ 5.8 V Overbias ▲ 6.5 V Overbias $E_{a} = 0.12$ Dark 1E+3 3.8 V Overbias 4.5 V Overbias $E_{a} = 0.12$ 1.8 V Overbias 2.5 V Overbias $E_a = 0.15$ 1E+2 1E+2 55 65 75 85 45 75 85 45 55 65 1/kT (eV⁻¹) $1/kT (eV^{-1})$

SPW2005 Oct 25, 2005

14

Princeton Lightwave Inc. - Proprietary



Karve, et al., APL <u>86</u>, p. 63505 (2005)



Timing Jitter vs Overbias



Critical interface for

primary hole trapping

- > Jitter improves by order of magnitude with increased overbias
- Various contributions to jitter seems to dominated by interface trapping
- Lower interface fields for T80x144 lead to enhanced trapping resulting in larger jitter at 200K relative to T81x126
- Record lower jitter results (see talk given by Jim Vickers, Tues. 14:40)



SPW2005 Oct 25, 2005

15

Timing Jitter vs Temperature



- Timing jitter degrades significantly between 220 K and 175 K for device with lower interface field (P79x146)
- For larger interface fields, no sensitivity to temperature between 220 K and 175 K (P79x101)



16

SPW2005 Oct 25, 2005

Conclusions



- SPAD performance parameters are highly sensitive to internal electric field profiles arising from small structural variations
- De-trapping activation energy for afterpulsing can change by >2X for 5 10% changes in multiplication region E-field
- DCR activation energy of ~0.13 eV suggests thermally assisted tunneling through shallow defects
- Timing jitter dominated by grading layer interface fields
- Numerous design trade-offs to be managed
 - In multiplication region: larger E for shorter τ_d , smaller E for reduced tunneling
 - At grading interface: larger E for low jitter, lower E for lower DCR
 - At 200 K, achieved DCR ~ 4 kHz with DE ~ 25% at expense of jitter (~500 ps)
 - More typical performance of DCR ~ 20 kHz with DE ~ 25% and jitter ~ 100 ps
 - Strong temperature dependences in most cases
 - de-trapping times increase by 10X between 220 K and 150 K
 - jitter can increase by 5X between 220 K and 150 K

SPW2005 Oct 25, 2005

17